A dual-layer gate dielectric approach for application in III-V metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ was studied by using ultrahigh vacuum deposited 7 -8 nm thick Ga 2 O 3 ͑Gd 2 O 3 ͒ as the initial dielectric to unpin the surface Fermi level of In 0.18 Ga 0.82 As and then molecular-atomic deposition of ϳ2 -3 nm thick Si 3 N 4 as a second dielectric protecting Ga 2 O 3 ͑Gd 2 O 3 ͒. The total equivalent oxide thickness achieved in this study is 5 nm. We have demonstrated an enhancement mode In 0.18 Ga 0.82 As/ GaAs MOSFET with surface inverted n channel with drain current ͑I d ͒ of 0.1 mA for a gate length of 10 m and a gate width of 880 m at V ds = 1 V and V g = 4.5 V.
Driven by the need to apply III-V compound semiconductors with high carrier mobility as channel materials to extend Moore's law on complementary metal oxide semiconductor ͑CMOS͒ scaling beyond 22 nm node silicon, 1,2 integration of high-dielectrics on the III-V's has become a very important topic of research recently. To unpin the surface Fermi level by a high-dielectric that can be scaled to nanometer thickness has been the focus of the recent research activities.
3,4 Surface Fermi-level pinning problem had been a subject of nearly 40 years of extensive research in the past. 5 Ultrahigh vacuum ͑UHV͒ in situ growth of Ga 2 O 3 ͑Gd 2 O 3 ͒ as high-dielectric on GaAs was proven to unpin the surface Fermi level effectively with a low interfacial density of states comparable with that of Si/ SiO 2 interface 6 and also gave low electrical leakage currents. 7 Both n-and p-channel enhancement mode GaAs and In 0.53 Ga 0.47 As/ InP metal-oxidesemiconductor field-effect transistors ͑MOSFETs͒ with inversion have been demonstrated using Ga 2 O 3 ͑Gd 2 O 3 ͒ as a gate dielectric. [8] [9] [10] Also, Ga 2 O 3 ͑Gd 2 O 3 ͒ is a high-material with a dielectric constant of ϳ15, making it very promising for embodiment in III-V channel material based CMOS circuits with scaling of equivalent oxide thickness ͑EOT͒. However, upon air exposure, Ga 2 O 3 ͑Gd 2 O 3 ͒ has been found to be degraded due to absorption of moisture ͑H 2 O͒.
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With a proper heat treatment of removing the moisture in UHV or under atmosphere, Ga 2 O 3 ͑Gd 2 O 3 ͒ / GaAs heterostructures have been demonstrated to be thermodynamically stable and have exhibited low leakage current densities and low interfacial densities of states with annealing up to ϳ780°C. 12, 13 However, for minimizing degradation of the oxide/III-V interfaces during device processing, very thick gate dielectric films of ϳ40 nm ͑which is ϳ10 nm in EOT͒ have so far been used in the MOSFETs. Thick EOT limits the gate drivability. Moreover, thick dielectric films tend to have more bulk electrical active trap defects, causing large hysteresis in device operation. Thus, a way to make use of thinner Ga 2 O 3 ͑Gd 2 O 3 ͒ without suffering from moisture has to be designed.
In this letter, we report an approach of using thin Ga 2 O 3 ͑Gd 2 O 3 ͒ as the initial gate dielectric layer to unpin the Fermi level of the III-V surface and then of using Si 3 N 4 as a second dielectric deposited on top of Ga 2 O 3 ͑Gd 2 O 3 ͒ to prevent and/or minimize moisture absorption to achieve a stable dual-layer gate dielectric. Molecular and atomic deposited ͑MAD͒ Si 3 N 4 was employed because it is bulk-trap-free upon annealing at sufficiently high temperature and can be pinhole-free down to 1 nm thickness, 14 very important as a barrier for moisture. We have, thus, made a Si 3 N 4 / Ga 2 O 3 ͑Gd 2 O 3 ͒ dual-layer gate dielectric with a total EOT of 5 nm. Enhancement mode MOSFETs with channel inversion were fabricated and demonstrated to exhibit the ability of unpinning the InGaAs surface Fermi level. This is a proof of principle in a dual-layer gate dielectric approach.
Be ͑5 ϫ 10 16 / cm 3 ͒ doped p-type strained 80 Å thick In 0.18 Ga 0.82 As was grown on 5000 Å Be ͑5 ϫ 10 16 / cm 3 ͒ doped p-GaAs buffer in a p-doped GaAs substrate. E-beam deposition of Ga 2 O 3 ͑Gd 2 O 3 ͒ was carried out in situ on top of the freshly grown In 0.18 Ga 0.82 As. The experimental procedure on growth of the oxide/semiconductor heterostructures was described earlier. 15 The wafer was then transferred to a MAD system, which is a second generation of jet vapor deposition for ex situ Si 3 N 4 deposition. 14 Gate-first process was used to fabricate enhancement mode MOSFET with inverted n channel. Ring shaped TiN gates ͑0.3 m in thickness͒ with a gate length L of 10-50 m were formed by sputtered TiN followed by a liftoff patterning process. The wafer with TiN ͑as the gate metal͒ on top of Ga 2 O 3 ͑Gd 2 O 3 ͒ / Si 3 N 4 dual-layer dielectric was then implanted with 50 keV Si 29 to a dose of 10 14 / cm 2 . Dopant activation was performed at 800°C 10 s in a N 2 ambient. A schematic of the fabricated cross-sectional transistor structure is illustrated in Fig. 1 . The TiN ring gate blocks the high energy Si 29 implant from getting into the channel region. The area without TiN was implanted with Si 29 to form n+ source and n+ drain upon doping activation. The Ga 2 O 3 ͑Gd 2 O 3 ͒ / Si 3 N 4 dual-layer dielectric film plays an important role to cover the whole wafer and thus unpinned/ passivated the entire In 0.18 Ga 0.82 As surface. It also serves as an implant activation encapsulation as ensured with the hightemperature thermodynamic stability between the dual-layer dielectric films and In 0.18 Ga 0.82 As. Ni-Ge-Au ͑50 Å / 125 Å / 500 Å͒ was deposited after wet-etch removal of the dual-layer dielectric in the source/drain regions with buffered-oxide-etch ͑BOE, 5:1, for Si 3 N 4 ͒ and HCl ͓3:1, for Ga 2 O 3 ͑Gd 2 O 3 ͔͒ solutions to achieve Ohmic contact. This self-aligned process proves to be very effective in minimizing process impact on the dual-layer gate dielectric and its interface with the underlying In 0.18 Ga 0.82 As. Figure 2 is a high-resolution transmission electron mi- Fig. 3 showing a set of C-V curves measured at 1 kHz to 1 MHz from a MOSFET. From the C-V data, the EOT of the dual-layer gate dielectric is calculated to be ϳ5 nm, which is consistent with the EOT estimated from the physical thickness of Si 3 N 4 and Ga 2 O 3 ͑Gd 2 O 3 ͒, as measured from the cross-sectional HRTEM micrograph and their respective values. A C-V inversion in low frequency C-V curves was observed. The measured C-V inversion confirms the channel inversion characteristics when Ga 2 O 3 ͑Gd 2 O 3 ͒ was used as the gate dielectric, as reported earlier. 8, 9 Figure 4 is the C-V measurement with biasing voltages ramping up and down, showing a hysteresis of 100 mV. For a gate dielectric with a total of 5 nm EOT, this is a reasonable number, indicating a small overall bulk trap density in the duallayer Si 3 N 4 / Ga 2 O 3 ͑Gd 2 O 3 ͒ gate dielectric stack.
The fabricated MOSFETs were characterized by using HP 4156 semiconductor parameter analyzer. The source and substrate were grounded, the drain voltage V d was ramped from 0 to + 1 V, and the gate voltage V g was varied from 0 to + 4.5 V in steps of 0.5 V. 
